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ABSTRACT 
THOMAS ALAN LIEBSCH 
i 
A des ign o f  an electronic vot ing system is presented. 
Th�_s des ign utilizes a RS-485 network standard which 
encompasses the electrical properties of receivers and 
generators on the network . 
The hardware and so ftware i s  discussed in this thes i s. 
The hardware includes the CPU cons idered , the network 
interface device , the voting consoles , and the disp l ay 
interface . Al l so ftware for the respect ive hardware 
is outl ined . 
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I .  INTRODUCTION 
1 
The el ectronic vot ing system (EVS) plays a vital 
role in today's legislat ive process . The system 
performs many of the tasks that normally could take 
hours to complete such as the displaying o f  da ily 
events and totals , and the process ing and print ing o f  
vote totals and mot ions . S ince this is such a help ful 
des ign , it i s  used widely . Systems vary in size 
from those which are used in small city governments up 
to larger federal assembl ies . 
Daktronics Inc . o f  Brookings , SD currently 
produces a larger voting system consisting of four 
basic components .  They are the Central Logic Control 
Unit (CLCU) , the votestore CPU , the vot ing consoles 
and f inally the displays . Putting these items 
together ,  as in Figure 1 ,  produces a large system that 
can readily store moti ons , b i l l s , and vote tota l s , 
which can be printed andjor displayed in the manner 
requested by the operator . 
Member's 
Desks 
f 
I 
Clerk's 
console 
lcLCU 
I 
- CRT 
Wall Vote 
Display 
rl Controller I I 
Status Board 1--
Display 
Printer 
�------------��ote �torage L D1sk 
Figure 1. Basic Electronic Voting System 
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The main component o f  the present voting system 
i s  the CLCU . This conta ins the hardware and so ftware 
logic for operat ional control of the vot ing system . 
One drawback o f  the CLCU i s  that mod i f icat ion is very 
t ime-consuming . Since each EVS ordered is un ique for 
each customer , most o f  the costly engineering hours 
are devoted to the modi f ication of each system's 
so ftware and hardware . Furthermore , the CLCU is 
controlled by the RCA1802CD 8-b it microproces sor , 
which is relat ively slow . It runs at a 1 . 645MHz clock 
rate and has a limited instruction set . Thi s  the s i s  
will present a poss ible solution by us ing a di fferent , 
and faster processor . 
The next element o f  this system is the votestore 
personal computer .  Thi s  PC i s  tied directly into the 
CLCU and controls the files for storing the totals and 
the calendar-day items , such as motions and b ills that 
are on the docket that day . Usually an IBM PC-XT w ith 
two floppy disk drives is used . One drive is used for 
entering the actual votestore program and the other i s  
for the storage o f  the part icular voting events . So 
the PC is only used as a storage device . When us ing a 
4 
newer PC such as an IBM Personal System/2 , there i s  
suff icient processor power to handle both the vote 
storage and also the system control that is presently 
done by the CLCU . Thi s  the s i s  will present the idea 
of us ing the PC for both storage and system control . 
The next important component i s  the displays . 
They are usually large , wall-mount displays us ing a 
typ ical 20ma current-loop interface . Presently , the 
displays are capable of rece iving the ir data from the 
votestore PC . Thi s  arrangement would take too much 
dedicated processor t ime from the PC i f  the PC also 
controlled the system operation . Therefore , an 
alternative display arrangement is presented . 
The last major component of the vot in9 system 
is the vot ing console . Presently , it i s  three or more 
switches with ded icated cables connected to the CLCU 
for each console . Therefore , 
be ing ut ilized in thi s  EVS 
transmitted to the CLCU . 
acceptable in some respects , 
d i f f icult at the customer 
little-mult iplexing is 
be fore the data is 
Dedicated· wires are 
but installation is 
location . A network 
5 
solution that will handle the necessary data I/O to 
the vot ing consoles and di splays is discussed . 
The author was a Systems Engineer during the 
beginning of this project . His bas ic dut ies included: 
1) Analys i s  o f  wirewrapped hardware 
components . 
2) Locati ng through various vendors poss ible 
LCD's , switches , and proces sors . 
3) Analysi s  and testing of the Network 
Interface Device ( NI D) software . 
4) Initial so ftware for PC user control . 
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I I. RS-485 NETWORK STANDARD 
The Electronic Industries Association ( EIA) 
RS-485 network standard was publis�ed in April , 198 3. 
It covers the electrical characteri stics o f  generators 
and receivers on a balanced digital multipo int system. 
Thus , EIA did not i ntend th is to be an interface 
standard , but that it should be referenced by 
interface standards that employ generators and 
receivers having these characteristics. 
This section discusses the electrical 
characteristics , AC and DC , and typical application o f  
this standard. Although the AC component is not 
standardized , it must be cons idered when des igning 
with thi s  standard. 
A. ELECTRI CAL CHARACTERISTICS 
The circuits that are speci fied in this 
standard shall not have a data rate higher than 10 
Mbits per second . Also , devices in the system must be 
able to operate at the +7 to -7 common-mode voltage . 
7 
The device power supply i s  not standardized , but for 
thi s  particular applicat ion , the network conta ins a 12 
volt line which is regulated to 5 volts at every node . 
1 .  DRIVE CAPABI LITY 
Figure 2 shows an interconnection scheme o f  
generators and rece ivers having the properties of thi s  
standard . The load o n  a receiver and pass ive 
generator is defined in terms of unit loads (U . L . 's) , 
and the unit load i s  de f ined by current and voltage 
characteristics , whi ch are expla ined in greater deta il 
in a following secti on� The electrical p�rameters 
chosen in this standard were selected so that a s ingle 
generator can drive 32 unit loads which have an 
ef fective total terminal res i stance , Rt , as low _as 60 
ohms . 
Balanced 
Interconnecting 
. Cable 
G - Generator 
R - Receiver 
G/R - Combination Generator/Receiver 
Rt - Termination Resistance; The location and value are 
not specified in this standard, but a generator can 
drive 32 unit loads plus a Rt of 60 ohms. 
Figure 2. RS-485 Interconnection Scheme 
8· 
B 
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. 2 .  DC LOAD CHARACTERISTICS 
To keep the current required from a generator 
in the active state to a pract ical limit , the load ing 
i s  standardized . Re ferring to Figures 3 and 4 ,  the 
loading effect produced by the hypothet ical unit l oad 
is def ined by varying Via o f  
volts , while Vib i s  held at 
Figure 3 from -7 to +12 
0 volts . The resultant 
current , I ia ,  shall rema in within the shaded regi on o f  
Figure 4 for one unit load . The actual curve shall 
always have a pos it ive slope to lower the poss ibil ity 
o f  osc illations caused by a negat ive input res i stance 
on the balanced network . 
To determine the number of unit loads o f  an 
actual pass ive generator or receiver , the slope of the 
bounds in Figure 4 shall be modi fied to fully conta in 
the current-voltage parameters . The -3 and +5 voltage 
intercepts must be ma inta ined . Then , the number o f  
unit loads i s  equal t o  the larger o f  the two ratios o f  
the new currents over the unit load currents . An 
example of a . 8  and 1 . 2  unit loads are shown in Figure 
5 .  
Load 
c 
Figure 3. DC Loading Measurement 
-. Bma 
I· l. 
Figure 4. Unit Load Input Current vs Voltage 
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. -. 64ma 
-. 8ma 
-. 64 --= .8 -. 8 
=:� = 1.125 
r. 
1 
I. 1 
.75 
1.0 
.75 
1.2 = 1 2 
1.0 · _+l.2ma -
+l.Oma 
Figure 5 . Example of a .8 & 1.2 Un i t  Load 
11 . 
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.3. AC LOAD CHARACTERISTICS 
Loads connected in this scheme also exh ib it 
react ive characteristics . When des igning a RS-485 
network the following should be considered : re flec­
t ions , unbalance ,  di stort ion in the s ignal . These are 
not standardized , but i f  the system has d i f f iculty 
with data integrity in the network , these should be 
cons idered as poss ible problems . 
4 .  GENERATOR CHARACTERISTICS 
A generator i s  in e ither pass ive or act ive 
state . While in the pass ive state , the generator 
characteristics are de f ined in terms of unit loads . 
In the active state , a generator circuit will produce 
a d i fferential voltage , Vo , on the balanced , 
connecting cable in the range o f  1 . 5  to 5 volts . This 
is shown in Figure 6 .  
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Figure 6. Generator Open Circuit Measurement 
u E 
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The signaling b inary states are : 
a) The A terminal is negat ive with respect 
to the B terminal for a binary 1 .  
b) The A terminal is posit ive with respect 
to the B terminal for a binary o. 
For either b inary state , 
shall not be less than 1 . 5  and 
the magn itude o f  
not more than 
Vo 
6 . 0  
volts . Furthermore , Voa or Vob , shall not be more 
than 6 . 0  volts . 
During transitions o f  the output , one to z ero , 
the d i fferential voltage shall be between 10% and 90% 
o f  Vss , when measured as shown in  Figure 7 .  Vss i s  
the steady state voltage at the one b inary state with 
reference to the zero binary state . 
A 
B 
� � . W" - ' 
-
-�� - 1\ \ 
�· � � 
--......._, -
tb Time duration of the unit interval at the 
applicable data signalling rate 
Vss = Difference in the steady state voltages 
Figure 7. Generator Output Signal Waveform 
� 
+t 
"" 
"" 
> ..... . 
0 
+t 
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5 .  RECEIVER CHARACTERI STI CS 
The receiver characteristics are specified by 
the unit load parameter previous�y described . A 
circuit meeting those requirements results in a 
dif ferential receiver having a high input impedance 
and a threshold that lies in the region of - . 2  to + . 2  
volts . This is shown in Figure 8 .  
The binary state sense is the same for 
receivers as for generators . 
1 
+11.8Y 
-7V 
Figure 8. Receiver Input Vo-ltage Range 
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6. FAULT CONDITIONS 
The fault conditions are to insure that damage 
will not occur due to a s ingle fault on a node . 
Devices meeting 
thi s  standard 
conditions . 
the 
must 
electrical characteristics for 
meet these fault tolerant 
a) With the generator output terminals short­
circuited , the generator shall not be 
damaged . 
b) The generator will not be damaged as·a 
result o f  its output terminals connected to 
a voltage source . 
c) The current l imit on any pin on a generator 
shall not exceed 250ma . 
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I I I . HARDWARE 
In this sect i on ,  the modi fied hardware for 
the electronic voting system is presented . S ince thi s  
i s  currently a n  act ive engineering proj ect , as o f  
September , 1987, the hardware spec i fications will 
only be outlined for proprietary reasons . The 
modi f ied hardware includes : the CPU , the network 
interface device (NID) , the vot ing consoles , and the 
display interface . A block d iagram of the vital 
hardware is shown in Figure 9 .  
A .  CPU 
The first revised component o f  the EVS is the 
CPU . As already discuss ed in the introduction , the 
CPU previously was the CLCU , which contained the 
logic for system control . Thi s  worked well for large 
systems with a substanti al amount of data requirement , 
but is costly for the usual three switch voting 
console on smaller systems . Therefore , an alternate 
CPU des ign is the f i rst consideration . The IBM 
Personal System/2 Model 30 i s  cons idered in this 
20 . 
IBM 
Personal System 2 
Model 30 
Personal Computer 
RS-232 
N ID Port 
h I 
Printer 
. 
Voting . 
Consoles 
. 
,� 
Wall 
- Displays 
with 
Network 
Interface 
1-. 
t RS-485 Network Standard 
Figure 9. Proposed Electronic Voting System 
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thes is . It has three expans ion slots , which can 
accomodate the necessary data I/0 .  Also , it has a 
newer and , more importantly , faster processor , the 
Intel 8086 . It runs at 8MHz ,  thus the process ing 
speed does not become a l imiting factor in this 
des ign . Typical ly , two 3 1/2 inch disk drives are 
standard . One drive for the system's operat ion 
so ftware and the other for the storage o f  several 
day's events . Finally , the cost of the Model 30 is  
very acceptable , which w il l  de finitely help market 
this new EVS . So the expans ion slots , the improved 
processor , and the cost, make this PC the most obvious 
CPU . 
B. NETWORK INTERFACE DEVI CE (NI D) 
The network interface device i s  the 
communicat ions driver between the PC and the nodes on 
the network , such as vot ing consoles . The network 
is accompl ished by a two wire cable util izing the EIA 
RS-485 hardware protocol standard . This protocol is 
di scussed in the last section o f  this paper . A block 
diagram of the NID is shown in Figure 10 . 
I 
I 
Bus 
Status & 
Control 
Lines 
Personal Computer Bus 
Interrupt 
Request 
Lines 
Memory 
Select 
Logic 
TMS70C02 
I 
Bus 
Transceiver & 
Logic 
I 1 
RAM 
8Kx8 
EPROM 
8Kx8 
Communications 
Interface 
� 
RS-485 Network 
I 
Figure 10. Network Interace Device 
22. 
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The basic function o f  the NID i s  to control 
what data is on the network. For instance , when the PC 
requests a particular vote console's status , the NID 
must poll that console's address. Then it wa its to 
receive the address and data from that console and 
conveys this information to the PC. I f  there has 
been a change of status for that console , then the PC 
will update the vote totals and have the NID send the 
new totals to the display's address on the network. 
Therefore , it is an information network with the PC 
be ing the controller and the NID being the driver. 
The main components of the NID 
microprocessor , the communications chip , 
memory. 
1 .  PROCESSOR 
are the 
and the 
The microprocessor used in thi s  des ign is the 
Texas Instrument TMS70C02 e ight b it microprocessor. It 
i s  a CMOS , ROMless processor that conta ins 192 bytes 
of RAM . To ease the overall des ign o f  th is system , 
it is also used in the vot ing consoles and the 
24 
display interface. It has a flexible instruction 
set containing eight addres s ing modes. This · is  very 
important because in l ong-term ma intenance, software 
w i l l  be the most costly item . Consequently, anything 
that can reduce this cost is  always favorable . This 
processor has 32 I/O l ines to  handle the data bus and 
interrupt requirements into the PC. Furthermore , the 
TMS70C02 can operate at 8MHz , thereby a iding the speed 
of the overal l  system. Finally , the price and 
ava ilabil ity of this processor are very attractive. 
Thus , the instruction set , I/O capab i l ity , cl ock 
rate , and cost make the TMS70C02 attractive for this 
system. 
2. COMMUNICATION CHIP 
The communication chip used in the network is a 
National Semiconductor DS 3695. This package is a 
d i f ferential , TRI-STATE bus transce iver des igned to 
meet the EIA standard , RS-485. It is presented in 
more detail in Appendix B ,  but its operation in the 
EVS is outl ined here . 
25 
The ma in funct ion of the DS 3695 is  to accept 
data directly from the NI D processor and convey it 
onto the network in a d i fferent ial form . A functional 
schematic of the DS 3695 i s  shown in Figure 11 . S ince 
there is  only one channel per package , the DS 3695 
isolates any faulty channel from shutting down 
adj acent good channel s . Thus , the chip is  used by al l 
units on the network . Thi s  a l s o  helps not i fy the NID 
o f  any mal functioning units . For instance , when a 
unit is polled , the unit must respond . I f  that unit 
fai l s  to respond , then the NID acknowl edges a faulty 
unit to the PC . Thi s  type o f  fault checking i s  
incorporated i n  a test mode i n  the PC software . 
RO 1 
RE 2 
DE 
3 
DI 
4 
F igure 11. Nat ional S em ic o nduc t or DS 3695 
Bus Tran s ce iver 
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3 .  MEMORY 
The last .key component of the NID i s  the memory . 
The NID has an Intel 27C64 (8Kx8) EPROM and a Hitachi 
6264L (8Kx8) RAM . These are basic 64K CMOS memory 
chips , but are ut il ized in an uncommon way. The 
EPROM contains the NID processor program initial ly . 
After boot-up , it i s  then transferred to the RAM . 
Then , the program i s  operated from there . Thi s  
technique enables the NID processor t o  have faster 
access times in the RAM . Also , variables are eas ier 
to modify in RAM because of the obvious ab i l ity to 
write to RAM . 
In summary , the Network Interface Device is  
comprised of three ma in components: the processor , 
the communications chip , and the memory . These , 
together ,  with add itional l ogic chips , enable the NID 
to communicate between the PC and the RS-485 network . 
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C. VOTING CONSOLE 
The voting conso l e  i s  the basic data input un it 
of the system. S ince this  des ign_is very sensitive to 
any customer requests , both electrical and 
mechanical ,  this section wil l  only outline the 
essential and availab l e  options. The interacti on o f  
these components in the consol e and with the network 
is presented here. A b l ock diagram is  shown in Figure 
12. 
1. PROCESSOR 
The processor considered is  the TMS70C02. It 
is resp�nsible for the interaction with the network 
and the operation of the console. 
The operation o f  the consol e  processor first 
entails the monitoring of the network and-control ling 
each voting consol e's status. The processor i s  
connected t o  the network through a DS3695 
communicat ions chip. It receives the data on the 
serial port on the TMS70C02. I f  the packet received 
Latch 
EPROM 
8Kx8 
Optional 
LCD 
Display 
Figure 12 . 
TMS70C02 
Magnetic 
Card 
Reader 
l I 
Comrnunicatior 
Interface 
w 
RS-485 Network 
3 to 8 
Multiplexers 
ll::} voting 
Switches 
Network 
�...-.$ Address 
Switches 
Network Voting Console 
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is an address and is the consol e's address, then the 
proces sor checks the s erial l ine for the command 
andjor data to be processed. Another function of the 
console is to monitor the data switches which 
correspond to the customer vote of "YEA" , "NAY" , or 
"ABSENT". These switches are connected through a 3 to 
8 multiplexer , as is  the console's network address. 
The network address of the voting console i s  set 
using a 7 pos ition DIP switch. If the data switch 
status changes , the processor wil l  notify the NID and 
update the LCD with the proper character codes. 
Other hardware cons iderations for the TMS70C02 
are the crystal for generati ng the cl ock rate and the 
voltage requirements .  The crystal used is a 4 . 915MHz 
crystal. It i s  connected to the XTAL pins on the 
processor . The voltage requ irement is five volts , so 
a Motorola MC7805 voltage regulator is used . A 12 
vol t  l ine is one of the cables in the network. Thi s  
12 volts i s  regul ated t o  5 volts for every node o n  the 
network. 
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Another function of the processor is  the 
pos itive feedback to the user. Th is can be done by an 
LCD display on .each console or s imple LED l ights above 
each switch , which would i l luminate when the 
respective switch is depressed. Thus , some type o f  
feedback is given t o  the user when the vote status i s  
changed. When us ing a n  LCD display , the processor 
sends the character code for the current status of the 
console. For example , i f  the console is in closed 
voting status , the 
S imilarly , when voting 
LCD w i l l  display 
proceeds the LCD 
"CLOSED". 
displays the 
respective "OPEN" , "YEA" , "NAY" , or "NV" depending on 
the present vote status. nNV" stands for no vote or 
abstain. Al l of these character codes are internal 
fonts in the LCD's driver , HD44780 ,  which is  only 
contro l l ed by the 70C02. The block diagram for the 
Hitachi LM054 LCD is in Figure 13. Thi s  is a 
representive LCD. It has the largest l etter s ize 
ava ilable for a one l ine LCD found at this  t ime . A 
graphic LCD provides l arger letter size but is  more 
costly. 
� - - - - - - - - - - -
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The next funct ion of the processor is the 
control of the magnetic card reader. The 70C02 must 
accept the address from the card reader on the 
multiplexed data l ine. The strobe and card present 
l ines are connected to interrupts on the processor. 
The processor wi l l  operate normaly unless the card 
present l ine goes low. Then , the strobe controls the 
inflow of data read. 
2. LCD OPTION 
The most probable LCD used in the voting 
console is the Hitachi LM054. It is a one l ine by 
eight character display w ith almost one-hal f  inch 
alphanumeric character height. This was the largest 
character height found without us ing a more expen�ive 
graphic module ,  which would require in-house so ftware 
for the character fonts. The connection to the 
TMS70C02 is almost direct , except for the enable p in , 
there fore saving board space and enabl ing a smal ler 
console package . The only major problem with this , 
and most LCDs , is the v iew�ng angle. The typical 
viewing angle for LCDs is a 30 degree range from a 
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person's straight l ine o f  s ight. To reduce thi s  
problem , the LCD is insta l l ed at an angl e facing the 
user. 
3. MAGNETIC CARD OPTION 
The opt ional magnetic card reader is  produced 
by MAGTEC of Carson , Cal i forn ia. The connectivity o f  
the card reader is relatively s imple. The data l ine 
is multiplexed into a p in on the A port on the 
processor. Finally , the strobe l ine and the card 
present l ine are connected to two interrupt l ines , so 
the processor can operate as normal until the · card 
present l ine goes low ,  ind icating a card i s  present. 
The card reader could be ut i l ized two different ways. 
Thi s  is determined by the software in the processor , 
which is covered in the last sect ion. 
4 .  MEMORY 
The memory used in each console is an Intel 
(8Kx8 ) EPROM with an opt ional
_
H itachi (8Kx8 ) RAM. The 
EPROM contains the processor program and can be burned 
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with a GTEK prom burner. The RAM would be used on 
systems with typically more than four switches per 
console. These systems would require more data I/O ,  
thus requiring more speed. A s olution i s  to add 64K 
of memory. 
D. DISPLAY INTERFACE 
The display interface i s  a serial to 
current-loop converter. First , it accepts data from 
the RS-485 network via a DS 3695 , and then redefines 
the data , us ing power trans istors , into 20ma 
current-loop , which the wal l-di splays usual ly require. 
A bl ock diagram of the interface is given in Figure 
14. It conta ins a TMS70C02 processor configuration 
that is similar to the conso l e  setup. 
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IV . SOFTWARE 
The so ftware for the voting system is 
discussed in this section. It is comprised of four 
maj or programs: the NID program , the CPU control 
so ftware , the voting conso l e  software , and the display 
interface software . S ince this  is  an active 
engineering proj ect , al l 
with flowcharts where 
currently analyz ing and 
the time of this  writing . 
A. NI D SOFTWARE 
code will  
ava i l able . 
test ing the 
only be outl ined 
The author is 
NID so ftware at 
The purpose o f  thi s  code is to control the 
communications between the PC and all  the nodes on the 
RS-485 network . Nodes include the vot ing consoles and 
the displays . Each of these nodes has an individual 
address which the NID must transmit to , and receive 
from when needed . Furthermore , the NID must accept 
commands from the PC's bus . From the bus , the PC must 
control the action o f  the NID ,  such as pol l ing 
consoles , flushing data onto the network , j amming the 
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network , etc . Each function o f  the NID's code is 
covered in this sect ion . 
Al l the NI D software is written in TI 
assembler language and is  stored on the Intel 64K 
EPROM initially . After boot-up , the program is  
trans ferred to a Hitach i  64K RAM for faster access 
t imes and easier variable manipulation . 
1 .  HARDWARE RESET 
The NID has a hardware reset when power is 
appl ied to the PC or when requested by the PC via a 
software command . A general fl owchart is presented in 
Figure 1�. To begin with , the interrupts must be 
d isabled to avoid other command s ignals from the PC . 
Then a delay is incorporated so the PC has time to 
power up . The program then i s  trans ferred to the RAM 
from the EPROM . This  is  done by indexed. load and 
store commands to the addres s  o f  the EPROM and RAM . 
Now , all the flags and buses are cleared and the 
TMS70C02 is set in microproce�sor mode . This  is done 
for compatib il ity with the previous NID that used a 
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processor that is equivalent to the 70C02 , but has 
several modes . Now , the NID is ready for input from 
the PC , so the interrupts are enabled . The NID loops 
through the location of the PC bus , and wa its for a 
command . I f  a command is  present , the NI D wi l l  read 
the command and j ump to the command process ing 
section . The commands are covered individually in the 
fol lowing sections . 
2 .  COMMAND CONTROL 
This code interprets the received command/data 
packet from the PC. A g·eneral flowchart o f  the 
software is shown in Figure 16 , and the general packet 
format is shown in Figure 17. When a packet is 
transmitted from the PC , it is  always a data/command 
packet . First , this  software checks the register with 
the command . I f  the e ighth b it is set , then the 
packet is a command , otherwise is data and _the program 
j umps to the data section. When a command is 
rece ived , the program shi fts to the correct funct ion 
for processing ,  such as pol l�ng , flushing data, etc . 
After the function is completed , the status is checked 
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for change from the previous state. I f  a change has 
occurred , then the PC bus is given the respective flag 
andjor data. Now the wa iting for the next command 
starts again. 
3 .  FLUSHING DATA 
When flushing data onto the network from the 
NID , the address of the receiv ing node should al ready 
be in a variable. That address is first sent on the 
network to "wake-up" the receiving node , so it is 
ready to rece ive the incoming data packets. Next , a 
total byte count of the data i s  put on the network . 
This  conveys to the receiving node the quantity of 
data being transmitted. Then the queued data is sent 
onto the network. The general flowchart is shown in 
Figure 18. Flushing means to dump al l queued data 
onto to the network. There is another routine that 
speci f ically sends one packet o f  information to the 
rece iving unit , but this  uses a software loop to dump 
all  queued data. After the data is sent , then a zero 
checksum is sent i f  no errors occured in transmitting 
the data. The data can be a number of e l even bit 
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packets but the checksum i s  just one packet as is the 
address . The transmitted checksum from the node 
should be zero. , if a l l  the data was received 
correctly. When 
command is used. 
rece iving and .sending , the 
It is a one byte command that 
TAAP 
sends 
register A contents to the address referenced in the 
command. The byte count is a control for how 
data loops to do. After a l l  data has been sent , 
many 
then 
the routine goes back to the ma in interrupt routine to 
wa it for another command from the PC. 
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4 .  NETWORK POLLING 
This code sends out a pol l to the requested 
node and waits for a reply from that pol led address . 
First , the address is  sent to "wake up" the receiving 
node . Then a zero data field and zero checksum is  
transmitted from the NID. Thi s  should generate a 
response from the rece iving node . The response must 
have a OOH hex address for the first packet , which is  
the NID's network address .  The next packet must have 
the byte count of the amount o f  data being sent . Then 
a loop is incorporated using the byte count packet for 
a control on the loop . Th·i s  loop reads in all· the 
data sent by the node . Numerous error checks are done 
in this , and every rout ine , to prevent faulty or· no 
data . A fl owchart is shown in Figure 19. 
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5. NETWORK JAMMING 
Generator content ion occurs when there i s  more 
than one node talking on the network at once. One 
solut ion to this network d i l ema i s  to jam the network 
with 512 bytes of "nothing" data. By the time 512 
bytes are sent , the network w i l l  be cleared because 
the set bits wi l l  eventual ly override every node 
contention. I f  the network i s  st i l l  jammed ,  then the 
PC is fl agged and a so ftware or hardware reset can be 
performed. 
6. NETWORK NODE RESET 
If a particular node has to be reset , then the 
NID f irst sends that node's address and then a reset 
command is transmitted. The node is then reset by the 
internal TMS70C02 processor and the node then remains 
"quiet" until "spoken" to. I n  the node , the processor 
cl ears all the ports on the proces sor and clears al l 
registers , so they contain no previous data. Keep ing 
this  in mind , a reset i s  not done l ightly , so the PC 
has control over a reset. 
B. OPERATIONS SOFTWARE 
Operations 
defining all the 
software i s  a very broad 
so ftware contained in the PC. 
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term 
Two 
main sections of so ftware are in the PC: the user 
entry program, and the NI D control program. 
1 .  USER ENTRY SOFTWARE 
The user entry code conta ins the software for 
entering and modi fying the voting member's names , and 
seat number. The names must be alphabetized and 
stored according to either the date or session number. 
This  type of entry and storage can be accompl ished in 
many ways. The method chosen uti l izes the c language 
cal l ing a util ity cal l ed Greenleaf Datawindows. These 
windows make menu driven data entry extremely easy. 
An example beginning menu i s  shown in Figure 20. 
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a. NAMES EDITOR 
When the . Names Ed itor is selected , program 
control goes to the menu in Figure 21 . In  this menu 
first the appropriate name file must be se lected , i f  
this i s  a n  option requested by the customer. After 
the file is selected , the program reads the file and 
displays the names , i f  any. The user selects a name 
to modi fy by moving the sel ect window with the cursor 
keys and presses "Enter". The name's information is 
then displayed on a window on the same screen. After 
changes are finished , the user presses "Fl" to accept 
the changes or "ESCAPE" to abort the changes. It wil l  
then return t o  the previous menu with the changes 
displayed on that menu. After al l changes have been 
made , the user presses "ESCAPE" to return to the 
menu. At this time , the names are sorted 
alphabetized and written back onto the file. 
menu system is very convenient for both. user 
programmer. 
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b. CALENDAR EDITOR 
The calendar editor i s  arranged very s imilar 
to the name editor , except that the user is  allowed to 
enter l ines of text l ike motions and b i l l s  that can be 
displayed or printed at the user request. The l imit 
on the length of text is usual ly dictated by the s ize 
o f  display used in the system. Three l ines by thirty 
characters is a common arrangement . Each entry can be 
stored by either sess ion numbe r  or date , and the user 
can save a number of files. 
c. HEADING EDITOR 
The heading editor i s  a lmost identical to ·the 
calendar editor , except that more text is typically 
a l l owed and the text is only printed on the top of the 
output l isting as a heading . A number o f  the calendar 
editor subroutines are shared b etween the heading and 
calendar editors. 
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d. TEST MODE 
When running the test mode , the PC has the NID 
test all the nodes or units on the network. The test 
insures that the consoles are responding correctly. A 
table o f  network addresses i s  stored in a file  on the 
PC . After selecting the test mode , the PC reads this 
file and proceeds to have the NID pol l  these addresses 
one at time. The pol l ing procedure is described in 
the NID so ftware section. If a node fai l s  to respond , 
then the PC is notif ied that the unit at that address 
is  faulty. The PC loops through all the network 
addresses that are capabl e  o f  generating a response. 
This test mode is j ust a general test and does not 
insure data integrity. 
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3 .  NI D CONTROL SOFTWARE 
After the voting period is  opened , the system 
should run automat ical ly . As soon as the voting 
opens , the PC must initial ize the consoles and 
di splays . This is accompl i shed by sending the open 
s ignal on the network to a l l  appl icable nodes . After 
that , the PC loops through a l l  the voting consol es' 
network addresses for a change in voting status . I f  
there i s  a change in status, the PC tal l ies the vote 
totals and displays the voting member's vote in the 
name display and . changes the vote totals display . 
This  is  done by flushing · the data as previously 
described in the software s ecti on o f  the NI D .  The PC 
conveys these total s  to the NID then the NI D puts the 
updated total s  to the correct d i splay addresses on the 
network . After updating i s  completed , the pol l ing o f  
the consoles continues from where i t  l e ft off . A 
general fl owchart is presented in Figure 22. . When the 
vote closed s ignal is sent , every console locks its 
input and then the PC pol l s  a l l  the consoles one last 
time and updates the displ ays , if  needed . This is  a 
very general outl ine o f  the rout ine that controls the 
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system , because this program varies for di fferent 
customers . For instance , print ing of the vote totals 
and heading can be done at the end of each vote 
sess ion or at the end of the day or at other spec ified 
times . 
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C .  VOTING CONSOLE SOFTWARE 
So ftware for the voting console i s  yet to be 
completed as of S eptember 1987 , but the requirements 
wil l  be outl ined here . A general flowchart is  given 
in Figure 23 . The major components o f  this  software 
are the network so ftware , the LCD control software , 
and the magnet ic card reader control software . 
1 .  NETWORK SOFTWARE 
First , the interrupts are set for the magnetic 
card reader . The enab l e  p in is connected to interrupt 
#1 and the strobe pin to interrupt # 3  on the TMS70C02 
processor . Then , at power up or at a reset condition , 
al l ports and registers are cl eared . The TMS70C02 
then loops through the network port address searching 
for its own console address . Thi s  is accompl ished by 
checking the eighth b it on the packets . I f  th i s  b it 
is set , the packet is an address and is then 
to the console ' s  own address , which is a 
compared 
hardwired 
address us ing a DIP switch in each console . The 
switch is connected 
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through a multiplexing chip and into port B on the 
processor. So the comparison is between the rece ive 
buf fer and port B .  I f  the comparison i s  exact , the 
console waits for the next packet which contains the 
byte count for the numbe r  o f  data packets. Then the 
data is read into the processor us ing the byte count 
as the control for the l oop. I f  the address rece ived 
is correct , but the data is zero then this is a pol l  
from the NID ,  andd the conso l e  must answer with the 
present voting status o f  the console. The last packet 
read into the console is the checksum. It should 
conta in a total . count o f  al l bytes sent to the 
console. I f  the checksum · is wrong , then a status 
error is sent to the NID. The NID wil l  see the error 
in the pol l ing routine and flags the PC. Most o f  the 
error checking is to aid sett ing up the system and 
insure data integrity. 
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2. LCD CONTROL SOFTWARE 
The liquid crystal d isplay is an option for 
all consol es , therefore the controll ing so ftware is 
discussed here . The LCD cons idered is the Hitachi 
LM054 .  It i s  an e ight character by one l ine display 
with approximately one-hal f  inch character height. 
The bas ic principle o f  the program is  that 
when a switch is depressed , the processor accepts the 
switch status and sends out the corresponding 
character codes t.o the LCD driver ( HD44780) . This 
particular driver contains 1"80 characters internally. 
The LCD'S data bus is connected d irectly to the 
TMS70C02 bus on port A ,  so when a switch is depressed 
the procesor sends out the appropriate sequence. 
First ,  the enable line i s  taken low. The read/write 
l ine is then taken low. Now , the LCD is ready to 
receive the character codes .  This  is a very straight 
forward display approach , whi ch is the reason it was 
chosen . 
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3. MAGNETIC CARD READER SOFTWARE 
The card reader is  controlled by interrupts on 
the console processor . It i s  connected to the f irst 
and third interrupt l ines , so that if the reader has a 
card pass through it, the processor program is  
interrupted and program control goe s to this sect ion 
o f  software . The card present l ine is connected to 
interrupt #1 and when that goes low , the procesor w i l l  
know a card is present . Interrupt l ine # 3 ,  the strobe 
for the reader , tel l s  the TMS70C02 when each data bit 
is on the bus . A t iming diagram is shown in Figure 
24 . If the address read o f f  the magnet ic card equal s  
that o f  the preset address i n  the console ,  the console 
is unlocked for vot ing , provided the voting period is 
open . There is an opt ional t iming loop to close the 
console automat ical ly to avo id extra voting . 
Therefore this magnetic card reader option gives two 
lock-outs .  
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D .  DISPLAY INTERFACE SOFTWARE 
The wal l  display interface uses a data shift 
technique , so all the data must be placed in the 
correct sequence before being sent to the actual 
displ ay. This is the main purpose o f  the TMS70C02 in 
this interface des ign. I t  arranges the data according 
to the placement of the name on the display . When the 
displ ay network address is on the network , the 70C02 
gets the data s imilar to the other nodes previously 
discussed. After receiving the data , it sets up a 
sequence and sends it to the name display . The name 
display has a shi ft register associated with each name 
module on the display , so that when the data sequence 
comes to the module it is shifted down to the next 
module until the strobe sequence l ine is taken high . 
Then the data is shi fted out to the actual power 
trans istor circuit to il luminate the correct l ight. 
V .  CONCLUS ION 
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This thesis has i l lustrated the fleasabil ity of 
us ing a RS-485 network in an eletronic voting system. 
Thi s  approach multiplexes the data onto a balanced 
two-wire network with the vot ing consoles and displays 
being nodes on the network and the NID control l ing the 
network. This design repl aced a more expens ive system 
that did l ittle multiplexing and was difficult to 
instal l. 
The most difficult problem was locating and 
choos ing critical components·. These components must be 
cheap , rel iable ,  and compatible with present and future 
des igns and options. Thus , cons iderable thought . went 
into the sel ection of certa i n  components. 
I 
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APPENDIX A :  TMS70C02 MICROPROCESSOR 
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The TMS70C02 is an 8-bit , CMOS microprocessor that 
conta ins 256 bytes of on-chip RAM , a serial port , three 
t imers , and 32 I/O l ines. It features register-
to-register architecture that a l l ows direct arithmetic 
without using an accumulato r . 
The TMS70C02 uses 20 o f  the I/O l ines for address , 
data , and bus control . This makes the TMS70C02 ideal 
for large ROM appl ications. 
The TMS70C02 is a l ow cost microprocessor that is  
suited for low power operations . Being CMOS , the 
processor has a high noise immunity with wide operating 
conditions . The voltage range, Vee , is 2 . 5v to 6 . 0v ,  
while the frequency range i s  . 5MHz to 6 . 0MHz. 
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A pinout o f  the TMS70C02 is shown i n  Figure 25 
below and a funct ional block diagram is shown in Figure 
26 . 
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APPENDIX B :  DS 3695 BUS TRANSCEIVER 
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The DS 3695 is a h igh speed , differential , three 
state bus transceiver that is des igne� to meet the EIA 
standard RS-485 for mul tipoint data transmiss ion with 
a common mode range of + 12V to -7V. 
Bus contention or fault s ituations are handled by 
a thermal shutdown circuit that forces the device into 
a high impedance state. 
The temperature operating range is over o to · 70 
degrees Celcius at a supply voltage range o f  4 . 7�V to 
5 . 25V. The device has a m inimum receiver input 
impedance o f  12000 ohms. 
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